



Motor Driver

4.5 - 48V DC (DRV8452; DRV8252, DRV8952)


4.5 - 60V DC (DRV8462; DRV8262, DRV8962)





LEDS



ID




BUTTON




Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable:	Designed for: Public Release	Mod. Date: 8/25/2022	 TEXAS INSTRUMENTS http://www.ti.com © Texas Instruments 2021
TID #: N/A	Project Title: DRV8452EVM		
Number: MD040	Rev: E2	Sheet Title:	
SVN Rev: 1d5cd23cf125c4a53b0405025a3f30624a0250d01	[Locally Modified]		
Drawn By:	File: MD040_Motor_Driver_RevE2_SchDoc	Sheet: 2 of 3	
Engineer: Wang Li	Contact: http://www.ti.com/support	Size: B	

MSP430F5338



C2000 (LAUNCHXL-F280025C) connectors !



<u>nFAULT</u>	<u>066</u>	<u>0</u>	<u>C2K nFAULT</u>
<u>nHOME/OCPM</u>	<u>067</u>	<u>0</u>	<u>C2K nHOME/OCPM</u>
<u>MODE/MODE1</u>	<u>068</u>	<u>0</u>	<u>C2K MODE/MODE1</u>
<u>MODE2/IPROP14</u>	<u>069</u>	<u>0</u>	<u>C2K MODE2/IPROP14</u>
<u>RSVD/IPROP13</u>	<u>070</u>	<u>0</u>	<u>C2K IPROP12/IPROP13</u>
<u>RSVD/IPROP12/IPROP11/PROPI2</u>	<u>071</u>	<u>0</u>	<u>C2K IPROP11/IPROP12</u>
<u>RSVD/IPROP11/IPROP12/IPROP11</u>	<u>072</u>	<u>0</u>	<u>C2K RSVD/IPROP11</u>
<u>nSCS/M0/EN4/VREF1/VREF2</u>	<u>073</u>	<u>0</u>	<u>C2K M0/nSCS/VREF1/EN4</u>
<u>RSVD/TOFF/EN3</u>	<u>074</u>	<u>0</u>	<u>C2K TOFF/RSVD/EN3</u>
<u>SDO/DECAY1/EN2/RSVD</u>	<u>075</u>	<u>0</u>	<u>C2K DECAY1/SDO/RSVD/EN2</u>
<u>SDI/DECAY0/EN1/DECAY</u>	<u>076</u>	<u>0</u>	<u>C2K DECAY0/SDI/DECAY/EN1</u>
<u>SCLK/M1/IN4/RSVD</u>	<u>077</u>	<u>0</u>	<u>C2K M1/SCLK/IN4/PH4</u>
<u>STEP/IN3/RSVD</u>	<u>078</u>	<u>0</u>	<u>C2K STEP/IN3/PH3</u>
<u>DIR/IN2</u>	<u>079</u>	<u>0</u>	<u>C2K DIR/IN2/PH2</u>
<u>ENABLE/IN1</u>	<u>080</u>	<u>0</u>	<u>C2K ENABLE/IN1/PH1</u>
<u>nSLEEP</u>	<u>081</u>	<u>0</u>	<u>C2K nSLEEP</u>
<u>VSEN_AOUT1</u>	<u>082</u>	<u>0</u>	<u>C2K_AOUT1</u>
<u>VSEN_AOUT2</u>	<u>083</u>	<u>0</u>	<u>C2K_AOUT2</u>
<u>VSEN_BOUT1</u>	<u>084</u>	<u>0</u>	<u>C2K_BOUT1</u>
<u>VSEN_BOUT2</u>	<u>085</u>	<u>0</u>	<u>C2K_BOUT2</u>

J25 and J26 are for 8262 single H-bridge mode.


Connect J25, ties VREF s
together. Disconnect t
J26, disconnects second
VREF from MSP430.

MSP nFAULT		1	2	nFAULT	
MSP nHOME/OCPM		3	4	nHOME/OCPM	
MSP MODE/MODE1		5	6	MODE/MODE1	
MSP MODE2/IPROP1	R39 1.00k	7	8	MODE2/IPROP1	
MSP IPROP2/IPROP3	R40 1.00k	9	10	RSVD/IPROP3/IPROP2/IPROP1	
MSP IPROP1/IPROP2	R41 1.00k	11	12	RSVD/IPROP2/IPROP1/IPROP1	
MSP RSVD/IPROP1	R42 1.00k	13	14	RSVD/IPROP1	
MSP M0nSCS/VREF1/EN4		15	16	M0nSCS/VREF1/EN4_2	


SP_TOFF/RSVD/EN3		1	2	RSVD/TOFF/EN3	
SP_DECAY1/SDO/RSVD/EN2		3	4	SDO/DECAY1/EN2/RSVD	
SP_DECAY0/SDI/DECAY/EN1		5	6	SDI/DECAY0/EN1/DECAY	
SP M1/SCLK/IN4/PH4		7	8	SCLK/M1/IN4/RSVD	
SP_STEP/IN3/PH3		9	10	STEP/IN3/RSVD	
SP_DIR/IN2/PH2		11	12	DIR/IN2	
SP_ENABLE/IN1/PH1		13	14	ENABLE/IN1	
SP_nSLEEP		15	16	nSLEEP	

MSP_nSCS MSP_M0/nSCS/VREF1/EN4


Host MCU for Emulation




3.3V Power (EZFET_VCC)




USB-I nterface




3.3V Power backup




JTAG-Connector (Host Debug)



Target Connector




USB TO UART



Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.

Orderable:	Designed for: Public Release	Mod. Date: 8/5/2022
TID #:	N/A	Project Title: DRV8452EVM
Number: MD040	Rev: E2	Sheet Title:
SVN Rev:	Assembly Variant: 004	Sheet: 2 of 3
Drawn By:	File: MD040_ezFET_RevE2.SchDoc	Size: B
Engineer: Wang Li	Contact: http://www.ti.com/support	http://www.ti.com



PCB Number: MD040

PCB Rev: E2

PCB

LOGO

Texas Instruments



PCB

LOGO

FCC disclaimer

PCB

LOGO

WEEE logo



PCB

LOGO

CAUTION. READ USER GUIDE BEFORE USE

LBL1

PCB Label

THT-14-423-10

Size: 0.65" x 0.20 "

ZZ1

Label Assembly Note

This Assembly Note is for PCB labels only

ZZ2

Assembly Note

These assemblies are ESD sensitive, ESD precautions shall be observed.

ZZ3

Assembly Note

These assemblies must be clean and free from flux and all contaminants. Use of no clean flux is not acceptable.

ZZ4

Assembly Note

These assemblies must comply with workmanship standards IPC-A-610 Class 2, unless otherwise specified.

Variant/Label Table	
Variant	Label Text
001	DRV8452EVM
002	DRV8462EVM
003	DRV8952EVM
004	DRV8962EVM
005	DRV8252EVM
006	DRV8262EVM

Orderable:		Designed for: Public Release	Mod. Date: 7/19/2022
TID #:	N/A	Project Title: DRV8452EVM	
Number: MD040	Rev: E2	Sheet Title:	
SVN Rev: 9388a18b6cde3fb7a9e5d3b3c4f72b1d9c0f5204		Case: 0000014900015204	Sheet: 3 of 3
Drawn By:		File: MD040_Hardware_RevE2.SchDoc	Size: B
Engineer: Wang Li		Contact: http://www.ti.com/support	

Texas Instruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas Instruments and/or its licensors do not warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas Instruments and/or its licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.